Submitting more applications increases your chances of landing a job.
Here’s how busy the average job seeker was last month:
Opportunities viewed
Applications submitted
Keep exploring and applying to maximize your chances!
Looking for employers with a proven track record of hiring women?
Click here to explore opportunities now!You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for
Would You Be Likely to Participate?
If selected, we will contact you via email with further instructions and details about your participation.
You will receive a $7 payout for answering the survey.
If breaking designs before tapeout sounds fun, you’re exactly who this is for.
4–6 years in IP/Block/Subsystem verification Strong expertise in SystemVerilog and UVM methodology Experience building test plans, environments, and testbenches Strong RTL debugging, assertions, and coverage analysis Knowledge of AXI/AHB and protocols like DDR, PCIe, NVMe Experience in end-to-end verification from plan to signoff Exposure to mentoring and working in global teams Strong communication and problem-solving skills If you believe first-pass silicon is discipline, not luck, let’s connect.
Design Verification Engineer | ASIC Verification Engineer (UVM/SystemVerilog) _________________________________
You'll no longer be considered for this role and your application will be removed from the employer's inbox.