Submitting more applications increases your chances of landing a job.

Here’s how busy the average job seeker was last month:

Opportunities viewed

Applications submitted

Keep exploring and applying to maximize your chances!

Looking for employers with a proven track record of hiring women?

Click here to explore opportunities now!
We Value Your Feedback

You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for

Would You Be Likely to Participate?

If selected, we will contact you via email with further instructions and details about your participation.

You will receive a $7 payout for answering the survey.


User unblocked successfully
https://bayt.page.link/8FpKbGR6AiGC7LFq9
Back to the job results

Staff FPGA Verification Engineer

Today 2026/08/28
Other Business Support Services
Create a job alert for similar positions
Job alert turned off. You won’t receive updates for this search anymore.

Job description

As an FPGA Verification engineer, you will be responsible for designing verification plans, developing environment/testbench, creating test scenarios for running simulations, coverage analysis and lab support during board bring up to ensure first time right quality of Infinera product. 
 


Join Optical Networks division, where innovation meets scale in the AI-driven data center era. With the recent acquisition of Infinera, we’ve united two industry leaders to create an optical networking powerhouse—combining cutting-edge technology with proven leadership to redefine the future of connectivity.



Responsibilities:
  • Develop and execute verification plans for high-complexity DWDM systems used in LH/ULH optical network applications.
  • Design and implement simulation environments and testbenches to validate FPGA functionality and performance.
  • Create and run functional and directed/random test scenarios to ensure comprehensive design coverage.
  • Perform detailed coverage analysis and implement strategies to achieve full functional and code coverage.
  • Collaborate closely with cross-functional R&D teams across multiple global locations throughout the product lifecycle.
  • Provide lab support during board bring-up and assist in root cause analysis to ensure first-time-right product quality.
  • Independently manage verification projects with a proactive and solution-driven approach to meet quality and timeline goals.
     

Qualifications:
  • Must have 7-14 years of experience in developing System Verilog UVM based test environments, developing and implementing test plans – at block, sub-chip and chip levels.
  • Must have strong HVL coding skills for Verification and be hands-on with one or more Industry standard simulators such as VCS, NC, MTI used in Verification and waveform-based debugging tools.
  • Exposure to UVM (or similar) verification methodologies is required.
  • Familiarity with HDLs such as Verilog and scripting languages such as perl is highly desired. Working knowledge of RTL design is preferred.
  • Should be conversant with technologies like the Ethernet, PCIe, I2C, SPI etc. Knowledge of telecom protocol is preferred.
  • Structured and thorough with analytical and troubleshooting skills.
  • Good written and oral communication skills are required.
  • Flexible, innovative, self-driven and willing to take initiatives.
  • Highly motivated team player with exceptional leadership capability.
This job post has been translated by AI and may contain minor differences or errors.

You’ve reached the maximum limit of 15 job alerts. To create a new alert, please delete an existing one first.
Job alert created for this search. You’ll receive updates when new jobs match.
Are you sure you want to unapply?

You'll no longer be considered for this role and your application will be removed from the employer's inbox.