Submitting more applications increases your chances of landing a job.

Here’s how busy the average job seeker was last month:

Opportunities viewed

Applications submitted

Keep exploring and applying to maximize your chances!

Looking for employers with a proven track record of hiring women?

Click here to explore opportunities now!
We Value Your Feedback

You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for

Would You Be Likely to Participate?

If selected, we will contact you via email with further instructions and details about your participation.

You will receive a $7 payout for answering the survey.


User unblocked successfully
https://bayt.page.link/5bF4v1C1zBYePekF8
Back to the job results

Senior Engineer - SoC Design Verification

16 days ago 2026/08/21
Other Business Support Services
Create a job alert for similar positions
Job alert turned off. You won’t receive updates for this search anymore.

Job description

Job Title: Senior Design Verification Engineer / Location: Pune


Role Overview:


We are seeking an experienced Design Verification Engineer with 6+ years of expertise for execution of complex SoCs. The ideal candidate will have deep knowledge of ARM-based microcontrollers, low-power design verification, and experience with multiple interfaces and security IPs. This is a hands-on role requiring strong technical skills and collaboration in a fast-paced environment.


Key Responsibilities:


  • Develop and own SoC-level and/or IP-level verification suites with coverage goals.
  • Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
  • Responsible for developing, debugging and running UVM based verification environment for RTL/netlist simulation.
  • Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage
  • Drive DV closure on diverse IPs and subsystems, ensuring maximum coverage and quality.
  • Familiar with both SoC-level and IP-level verification environments.
  • Collaborate with the team in developing and improving flows for maximum reuse and efficiency.
  • Mentor junior team members while actively collaborating with design teams for issue resolution and sign-off.

Required Qualifications:


  • Experience: 5-12 years in SoC/IP verification with participation in successful tape-outs of SoCs.
  • Technical Skills:
    • Strong expertise in ARM-based microcontrollers and SoC-level verification, including C based DV.
    • Proficiency in Verilog, SystemVerilog, UVM, and constrained-random verification.
    • Familiarity with EDA tools (Synopsys VCS, Cadence Xcelium).
    • Experience with low-power verification (UPF) is a plus.
    • Gate-level simulations and power-aware simulations is a plus.
    • Good working knowledge of assertions (SVA) and functional coverage.
    • Verification of multiple interfaces: SPI, I²C, UART, USB, PCIe, Ethernet, CAN, eSPI is desirable.
    • Knowledge of Flash memory and security IPs is nice to have.
    • Any experience with common Analog IPs in microcontroller design (ADC, DAC, PLLs) is an added advantage.
  • Soft Skills:
    • Comfortable working in a fast-paced environment.
    • Strong team player with excellent communication skills.
  • Education: Bachelors or Master’s in Microelectronics, Electronics, Electrical Engineering


More information about NXP in India...


#LI-7013
This job post has been translated by AI and may contain minor differences or errors.

You’ve reached the maximum limit of 15 job alerts. To create a new alert, please delete an existing one first.
Job alert created for this search. You’ll receive updates when new jobs match.
Are you sure you want to unapply?

You'll no longer be considered for this role and your application will be removed from the employer's inbox.