Submitting more applications increases your chances of landing a job.
Here’s how busy the average job seeker was last month:
Opportunities viewed
Applications submitted
Keep exploring and applying to maximize your chances!
Looking for employers with a proven track record of hiring women?
Click here to explore opportunities now!You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for
Would You Be Likely to Participate?
If selected, we will contact you via email with further instructions and details about your participation.
You will receive a $7 payout for answering the survey.
If you like connecting design intent with silicon reality, this role hits that sweet spot.
5–9 years in ASIC design and implementation Strong experience in Synthesis, STA, DFT, Lint, and CDC Hands-on with timing constraints and closure Experience with Tempus and PrimeTime tools Strong understanding of MMMC, SDF, and GLS support Experience in timing model generation and validation Ability to collaborate with design and SoC teams Strong analytical and debugging skills If you enjoy solving timing puzzles others avoid, you’ll thrive here.
• Working knowledge of Synthesis, DFT, STA, Lint & CDC • Work closely with design teams to understand the requirements and constraints of the design.
• Write and implement block level and top-level constraints for synthesis and STA.
• Experience of performing STA preferably with both Tempus and Primetime • STA and Timing closure using MMMC in both functional and DFT modes • Experience on SDF generation and validation and support to functional verification team during GLS.
• ETM /timing model generation and validation at IP level.
• Working in partnership with SoC teams to support the IP at SoC level.
You'll no longer be considered for this role and your application will be removed from the employer's inbox.