Bayt.com

Submitting more applications increases your chances of landing a job.

Here’s how busy the average job seeker was last month:

Opportunities viewed

Applications submitted

Keep exploring and applying to maximize your chances!

Looking for employers with a proven track record of hiring women?

Click here to explore opportunities now!
We Value Your Feedback

You are invited to participate in a survey designed to help researchers understand how best to match workers to the types of jobs they are searching for

Would You Be Likely to Participate?

If selected, we will contact you via email with further instructions and details about your participation.

You will receive a $7 payout for answering the survey.


User unblocked successfully
https://bayt.page.link/8ANfqJmBc655aJUg9
Back to the job results

Analog Layout Engineer / Lead

30 days ago 2026/09/03
Other Business Support Services
Create a job alert for similar positions
Job alert turned off. You won’t receive updates for this search anymore.
Undo

Job description

We’re looking for strong Analog Layout Engineers to drive custom layout implementation for analog/mixed-signal and custom-digital blocks within a full SoC flow.
You’ll own end-to-end layout execution, ensuring clean physical verification (DRC/LVS) and high-quality tapeout readiness.
The role involves detailed floorplanning, routing, and handling critical constraints like matching, parasitics, signal integrity, and power distribution.
You’ll work closely with analog design teams to align on trade-offs, performance, and schedules, while also mentoring junior engineers and reviewing layouts for quality.
Hands-on expertise in Cadence Virtuoso LayoutXL and Mentor Calibre is essential.
Strong experience in FinFET or planar CMOS technologies is required, with exposure to SiGe or GaN as a plus.
Candidates should bring solid experience in chip-top/PAD ring layout and integration of analog IPs with digital GDS.
Knowledge of DFM principles and the ability to debug complex layout issues is expected.
Experience in high-speed domains like SERDES, RF, or PMIC layouts will give you an edge.
This job post has been translated by AI and may contain minor differences or errors.
Apply on company site Email to Friend Complete Questionnaire
You’ve reached the maximum limit of 15 job alerts. To create a new alert, please delete an existing one first.
MANAGE
Job alert created for this search. You’ll receive updates when new jobs match.
Manage alerts
Are you sure you want to unapply?

You'll no longer be considered for this role and your application will be removed from the employer's inbox.