كلما زادت طلبات التقديم التي ترسلينها، زادت فرصك في الحصول على وظيفة!

إليك لمحة عن معدل نشاط الباحثات عن عمل خلال الشهر الماضي:

عدد الفرص التي تم تصفحها

عدد الطلبات التي تم تقديمها

استمري في التصفح والتقديم لزيادة فرصك في الحصول على وظيفة!

هل تبحثين عن جهات توظيف لها سجل مثبت في دعم وتمكين النساء؟

اضغطي هنا لاكتشاف الفرص المتاحة الآن!
نُقدّر رأيكِ

ندعوكِ للمشاركة في استطلاع مصمّم لمساعدة الباحثين على فهم أفضل الطرق لربط الباحثات عن عمل بالوظائف التي يبحثن عنها.

هل ترغبين في المشاركة؟

في حال تم اختياركِ، سنتواصل معكِ عبر البريد الإلكتروني لتزويدكِ بالتفاصيل والتعليمات الخاصة بالمشاركة.

ستحصلين على مبلغ 7 دولارات مقابل إجابتك على الاستطلاع.


تم إلغاء حظر المستخدم بنجاح
https://bayt.page.link/snZdYu3u7gALZhfz6
العودة إلى نتائج البحث‎
خدمات الدعم التجاري الأخرى
أنشئ تنبيهًا وظيفيًا لوظائف مشابهة
تم إيقاف هذا التنبيه الوظيفي. لن تصلك إشعارات لهذا البحث بعد الآن.

الوصف الوظيفي


Company:Qualcomm India Private Limited
Job Area:Engineering Group, Engineering Group > Hardware Engineering

General Summary:



About the Role



We are looking for a highly experienced and technically driven Sr. Staff Verification CAD Engineer to join our Global SoC CAD (GCAD) team. In this role, you will be a methodology leader and technical anchor for Design Verification (DV) CAD, responsible for driving next-generation verification methodologies, UVM-based testbench infrastructure, and cutting-edge Agentic AI solutions for DV automation. You will work closely with DV engineers, IP teams, and AI/GenAI platform teams to shape the future of verification at scale.



Key Responsibilities



DV Methodology Leadership



· Define, develop, and drive DV methodologies across IP and SoC verification flows



· Own and evolve the UVM-based testbench architecture standards, guidelines, and best practices across multiple design teams



· Lead verification planning — test plans, checker plans, and coverage closure strategies from specification to sign-off



· Drive regression infrastructure improvements including debug automation, triage flows, and coverage analysis



Agentic Solutions in DV



· Architect and deploy Agentic AI workflows for DV use cases including:



· Spec → Testplan generation



· Checker Plan → SVA/SV-UVM code generation



· Regression debug and failure triage agents



· Stimulus generation using AI-assisted PSS/UVM flows



· Evaluate and deploy external GenAI tools (e.g., Synopsys.ai, Cadence JedAI/Verisium) for DV productivity



· Drive dataset creation for DV-specific fine-tuning of LLMs (assertions, drivers, monitors, coverage models)



CAD Tool & Flow Development



· Develop and maintain CAD tools and automation scripts supporting DV flows (Python, Perl, TCL, SystemVerilog)



· Enable and support Verification Compiler (VC), simulation tools (VCS, Xcelium), and formal tools (JasperGold, VC Formal)



· Drive emulation/prototyping CAD enablement (Palladium, Veloce) for pre-silicon validation acceleration



· Contribute to IPQA (IP Quality Assurance) flows and DV sign-off checklists



Cross-Functional Collaboration & Leadership



· Serve as a technical mentor and guide for Staff and Senior DV CAD engineers



· Partner with DV horizontals, IP teams, and SoC DV teams to align on methodology and tooling



· Represent the DV CAD team in program reviews, ops reviews, and cross-site technical forums



· Drive efficiency KPIs — regression TAT, coverage closure rate, bug escape metrics




Minimum Qualifications:



• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

Required Qualifications




Area Requirements



Education B.E./B.Tech or M.E./M.Tech in Electronics / VLSI / Computer Engineering




Experience 12+ years in Design Verification / Verification CAD



DV Expertise, Deep expertise in SV-UVM testbench development, constrained random verification, functional coverage, SVA Scripting & Automation, Strong proficiency in Python, Perl, TCL, Makefile-based flows




Agentic/GenAI Experience or strong interest in LLM-based code generation, agentic workflows, RAG systems for DV




Tools: VCS / Xcelium, Verdi / DVE, Palladium/Veloce (preferred)



Methodology: Verification planning, coverage-driven verification, low-power verification, DFT verification






Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).





Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.




To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.




If you would like more information about this role, please contact Qualcomm Careers.




لقد تمت ترجمة هذا الإعلان الوظيفي بواسطة الذكاء الاصطناعي وقد يحتوي على بعض الاختلافات أو الأخطاء البسيطة.

لقد تجاوزت الحد الأقصى المسموح به للتنبيهات الوظيفية (15). يرجى حذف أحد التنبيهات الحالية لإضافة تنبيه جديد.
تم إنشاء تنبيه وظيفي لهذا البحث. ستصلك إشعارات فور الإعلان عن وظائف جديدة مطابقة.
هل أنت متأكد أنك تريد سحب طلب التقديم إلى هذه الوظيفة؟

لن يتم النظر في طلبك لهذة الوظيفة، وسيتم إزالته من البريد الوارد الخاص بصاحب العمل.